

PIONEERS IN COLLABORATIVE RESEARCH®



Fundamentals for Energy consumption in ICT devices

Victor Zhirnov

Semiconductor Research Corporation

NiPS Summer School 2014

Perugia, Italy, July 14-18, 2014

A Theme: Physics of Information



- The question of the limiting energetics of ICT systems is open
- Limiting energy projections for many electronic components are needed to comprehend system scaling limits, e.g.
 - Logic, Memory/Storage, Communication, Energy Sources etc.

Physics for ICT energetics

- Energy Source Avogadro's Law
- Logic and Memory Boltzmann-Heisenberg relations
- Communication Einstein relation
- Computation Turing Machine

A Thought System: Ultimate Connectivity: Internet of Nanothings

IoT Grand Challenges

I. Giga-Nano-Tera (Billions of Nanosystems connected in a THz-network)

II. Exa-DataCenters: Semiconductor Technologies for Big Data (Radically new energy-efficient technologies for storing and analyzing massive volumes of data)



What is Information?

Source: IBM

Information is measure of distinguishability

e.g. of a physical subsystem from its environment...



What is the smallest volume of matter needed for an ICT element? What is the smallest energy of operation?

Particle Location is an Indicator of State





Kroemer's Lemma of Proven Ignorance

- If in discussing a semiconductor problem, you cannot draw an Energy-Band-Diagram, this shows that you don't know what are you talking about
- If you can draw one, but don't, then your audience won't know what are you talking about



Herbert Kroemer Nobel Lecture, Dec. 8, 2000



An abstract ICT-Energy element



<u>Central Concept:</u> **Energy Barrier** How can a barrier be created and controlled in a physical system?





For electronic ICT-energy technology, the universal principle of operation is the creation and management of charge separation



The Origins of Charge-Based ICT-Energy elements





Alessandro Volta (1745-1827) Inspired by Galvani, Alessandro Volta built the first battery

Scaling limits of micro-batteries





The energy output is limited by the Avogadro's number, N_A

$$E_{\text{max}} \sim eN_A \cdot 1V = 1.6 \times 10^{-19} \cdot 6 \cdot 10^{23} \sim 10^5 \frac{J}{mole} \sim 10^4 \frac{J}{cm^3}$$

$$E \sim (10^{-4} \, cm)^3 \cdot 10^4 \sim 10^{-8} J$$

Information Processing Technology Desirata







Designers and Users want:

- Highest possible integration density (*n*)
 - ✤ To keep size small
 - ✤ To increase functionality
- Highest possible speed (f=1/t)
 - Speed sells!
- Lowest possible power consumption (P)
 - Decrease demands for energy
 - * The generation of too much heat means costly cooling systems



Lowest Barrier: The Boltzmann constraint

Distinguishability **D** implies low probability Π of spontaneous transitions between two wells (error probability)

D=0, ∏=0.5 (50%) **D=max**, П=0

Classic distinguishability:

Minimum distinguishable barrier: $\Pi=0.5$

 $\frac{1}{2} = \exp($











Scaling Limits: The Heisenberg Constraint







$$\Pi_{quant} = \exp\left(-\frac{2\sqrt{2m}}{\hbar}(a\sqrt{E_b})\right)$$
 Wentzel-Kramers-Brillouin
(WKB) approximation

/ || `

Example: Quantum Resistance



Heisenberg's Energy-time relation



Plank's constant *h*=6.62x10⁻³⁴ Js



Minimal time of dynamical evolution of a physical system

N. Margolus and L. B. Levitin, Physica D 120 (1998) 188

Quantum Resistance





Summary on Quantum resistance





Summarizing, what we have learned so far from fundamental physics

1) Minimum energy per binary transition
Boltzmann
$$E_{bit}^{\min} = k_B T \ln 2$$
3×10⁻²¹ J

2) Minimum distance between two distinguishable states
$$\Delta x \Delta p \ge \frac{h}{2} \xrightarrow{h}{Heisenberg} x_{\min} = a = \frac{\hbar}{2\sqrt{2mkT \ln 2}} \sim 1mm$$

3) Minimum state switching time

4) Maximum 2D gate density:

$$n = \frac{1}{x_{\min}^2} \approx 10^{14} \frac{device}{cm^2}$$

Total Power Dissipation $(@E_{bit} = kT ln(2))$



 $P_{chip} = \frac{n \cdot E_{bit}}{t} = 10^{14} [cm^{-2}] \cdot \frac{3 \cdot 10^{-21} [J]}{10^{-13} [s]}$ The circuit would vaporize when it is turned on! $E_{bit} = k_B T \ln 2 \approx 3 \cdot 10^{-21} J$ $P_{chip} \sim 3 \times 10^6 \frac{W}{cm^2}$ 6000 W/cm² W/cm² **Cooling method** Free convection, air 0.25 Free convection, water 1 Forced convection, air 5 Sun Forced convection, water 150



Barriers in electronic ICT: A Summary



The height of these barriers cannot be changed

By doping, it is possible to create a built-in field and energy barriers within semiconductor



The height of these barriers can be changed

Energy dissipation in binary transitions: Example I Vacuum Tubes







$$E_b = E_{b0}$$

$$d_t = a$$





Barriers in electronic ICT: A Summary



The height of these barriers cannot be changed

By doping, it is possible to create a built-in field and energy barriers within semiconductor



The height of these barriers can be changed

Barrier height control in a semiconductor system



$$E_{b0} = E_g - k_B T \left(\ln \frac{N_V}{N_a^-} + \ln \frac{N_C}{N_d^+} \right)$$

Barrier height control in a semiconductor system



Fundamental operation of multielectron binary switch:



$$N_{A} = N_{0} \exp\left(-\frac{E_{b}}{k_{B}T}\right) \left[I_{AB} = e \cdot N_{A} = eN_{0} \exp\left(-\frac{E_{b}}{k_{B}T}\right) \xrightarrow{I_{AB}} \xrightarrow{I_{BA}} \xrightarrow{I_{AA}} \xrightarrow{I_{BA}} \xrightarrow{I_{AA}} \xrightarrow{I_$$

FET Equation





$$\frac{I_2}{I_1} = \frac{I_0 \exp\left(-\frac{E_{b_2}}{k_B T}\right)}{I_0 \exp\left(-\frac{E_{b_1}}{k_B T}\right)} = \exp\left(-\frac{E_{b_2} - E_{b_1}}{k_B T}\right) = \exp\left(-\frac{\Delta E_b}{k_B T}\right) = 10$$
$$S = \frac{k_B T \ln 10}{e} = 60 \frac{mV}{dec}$$

$$\frac{I_2}{I_1} = 2$$
$$S = \frac{k_B T \ln 2}{e}$$

Barrier Height Control in Charge Transport



32

Devices Conditional Change of State

Poisson's equation:

Changes in the barrier height require changes in charge density/distribution

 $C = \frac{\Delta q}{\Delta \varphi}$

 $\nabla^2 \varphi = -\frac{\prime}{\varepsilon_0}$

Operation of <u>ALL</u> charge transport devices includes charging/discharging capacitances to change barrier height controlling charge transport

SRAM, DRAM, flash

♦ RTD, SET...

FET

 $E_{dis} = \frac{C_g V^2}{2}$

Energy to "deform" the barrier is equivalent to the energy of charging the control (gate) capacitor

Energy dissipated by charging of a capacitor





$$E_{r} = \int_{0}^{\infty} \frac{V_{r}^{2}(t)}{r} = \frac{1}{r} \int_{0}^{\infty} \left(V e^{-\frac{t}{rC}} \right)^{2} dt = \frac{V^{2}}{r} \int_{0}^{\infty} e^{-\frac{2t}{rC}} dt = \frac{V^{2}}{r} \cdot \frac{rC}{2} \int_{0}^{\infty} e^{-\tau} d\tau = \frac{CV^{2}}{2}$$

By charging a capacitor to the energy E=CV²/2 from a <u>constant voltage power supply</u>, an equal amount of energy (CV²/2) is also dissipated

Energy dissipated by discharging of a capacitor





CMOS scaling on track to obtain physical limits for electron devices







System Level Energetics I: *Reliable Switching*

Computation at Π_{err} =0.5, and hence at $E_b = k_B T \ln 2$ is impossible

In useful computation, $\Pi_{err} <<0.5$, hence barrier height larger than $k_B ln2$ is needed (larger total power consumption)

Question: How Much Larger?


System Constraint on Minimum Energy per



Star[°] Uniformly Scaled Information Processor

- The maximum possible number *N* of binary switches in a close-packed array is inversely proportional to the square of the barrier length L_{q} . L (e.g. the FET gate length L_{q})
 - $N=f_1(L) \iff L=f_2(N)$

$$L_g \sim \frac{1}{\sqrt{20N}}$$

 The minimum barrier height in binary switches and therefore minimum operating voltage is a function of

× 8	, /	
		П _{сгіт} =0.99
$L_{\rm g}$, nm	<i>N</i> , cm ⁻²	E _{bmin}
100	2.50E+07	0.65
50	1.00E+08	0.67
30	2.78E+08	0.69
20	6.25E+08	0.70
10	2.50E+09	0.71
9	3.09E+09	0.72
8	3.91E+09	0.72
7	5.10E+09	0.73
6	6.94E+09	0.80
5	1.00E+10	1.17
4	1.56E+10	1.90
3	2.78E+10	3.52

 $\sim 10^{10} cm^{-2}$

Generic Challenges





Switching Energy: Energy of Full-cycle





[•] Connecting Binary Switches via Wires in 2D (*L>2na, N electrons*)

For logic operation, a binary switch needs to control at least two other binary switches



Minimum switching energy for connected binary switches



© Operational reliability vs. Number of Electrons

 In interconnects, the number of electrons needs to be sufficient to guarantee successful communication between binary switches

Operational

reliability

50%

75%

99%

Typical fan out (n=4) for logic	N electrons
	14
	20

We need many electrons for reliable communication

42

More electrons means more energy...



Mark Lundstrom/Purdue:	Year	Node	MPU gate	N electron	E _{bit} /k _B T
	2003	100	45	1215	5.63E+04
	2004	90	37	812	3.76E+04
Why do we still	2005	80	32	532	2.26E+04
operate so far	2006	70	28	439	1.87E+04
fundamental limit:	2007	65	25	360	1.53E+04
Why 10 ⁵ k _B Tln2	2008	57	22	331	1.28E+04
and not K _B /In2?		50	20	280	1.08E+04
We need a significant number of electrons for branched communication between binary switches		45	18	245	9.47E+03
		35	14	155	5.39E+03
		32	13	134	4.66E+03
		25	10	77	2.37E+03
		22	9	69	2.12E+03
$E \sim N \cdot E_h = N \cdot e \cdot V_{dd}$	2018	18	7	40	1.07E+03
	_ <u>18</u> _			22	6.05E+02
$E \sim 22 \cdot 1.6 \cdot 10^{-12} \cdot 0.7 = 2.5 \cdot 10^{-12}$		= 60	$ \mathbf{k}_{\mathcal{D}}' $		

D



 In interconnects, the number of electrons needs to be sufficient to guarantee successful communication between binary switches

N electrons	Operational reliability		
121	50%	E~1	20k _B T
198	75%	E~2	00k _B T
487	99%	E~5	00k _B T

$$\Pi_n = \left(1 - \left(1 - \frac{a}{L}\right)^N\right)^n$$



Communication between an information processing system and the outside world



Communication cost per bit per unit length:

$$\sim \frac{\varepsilon_0}{2} \left(\frac{k_B T}{e}\right)^2 = 3 \times 10^{-15} \, \text{J/(bit·m)}$$

Wireless Communication for Micro-Scale Systems





$$E_{com} = 4\pi \cdot 1^2 \cdot \frac{6.62 \cdot 10^{-34} \cdot 3 \cdot 10^8}{(4 \cdot 10^{-6})^3} \sim 10^{-9} \frac{J}{bit}$$

Jalielmo Marcog







Scaling of omni-directional wireless is limited due to increased energy costs



 $\sim 10^{24}$ transmitted bits

SRC New Interconnect paradigm?

The main problem of interconnects is the statistical behavior of discrete charges – *Electrons are free to move along the line*



Are "deterministic interconnects" possible? e.g. Photons transition point-to point? Others?

Eli Yablonovitch/UC Berkeley



Can we decrease the number of informationbearing particles in communication between binary switches?



JSC









MINIMAL MEMORY ELEMENT

(Nonvolatile case)



Nanoelectronics and Information Technology

Advanced Electronic Materials and Novel Devices

> These, Completing Remains and Enlarged Filtram

V. V. Zhirnov and T. Mikolajick, **Chapter 26**: *Flash Memories*, in: **Nanoelectronics and Information Technology**, by R. Waser (Ed.) Wiley-VCH 2012.

> What is the smallest volume of matter needed for memory?





$$I = G_0 \cdot V \cdot \Pi = \underbrace{2e^{\lambda}}_{h} \cdot \underbrace{k_B T}_{2e} \cdot \exp\left(-\frac{2\sqrt{2m}}{h}(a\sqrt{E_b})\right)$$

$$I_{o-b} = \frac{e}{h} \cdot k_B T \cdot \exp\left(-\frac{E_b}{k_B T}\right)$$

$$I_{o-b} = \frac{h}{k_B T} \exp\left(\frac{E_b}{k_B T}\right)$$

$$I_T = \frac{e}{h} \cdot k_B T \cdot \exp\left(-\frac{2\sqrt{2m}}{h} \cdot a \cdot \sqrt{E_b}\right)$$

$$I_T = \frac{h}{k_B T} \exp\left(-\frac{2\sqrt{2m}}{h} \cdot a \cdot \sqrt{E_b}\right)$$

$$I_T = \frac{h}{2\sqrt{2mE_b}} \ln \frac{k_B T}{h} t_r$$

$$I_T = \frac{h}{2\sqrt{2mE_b}} \ln \frac{k_B T}{h} t_r$$

 a_{min} =4.30 nm (Limited by the mass of electron)

Adjustments: effective mass, electrostatics etc.: $a_{min} \sim 5 \text{ nm}$, $E_{min} \sim 2-3 \text{ eV}$

Signature Sectron-based Nonvolatile Memory (Flash)







MINIMAL COMPUTER

Rainer Waser (Ed.)

Nanoelectronics and Information Technology

Advanced Destronic Materials and Novel Devides

tion, Considered Research

R. Cavin, W. Joyner, and T. Noll, **Chapter 22**: *Performance Estimates for Microprocessors: at Technology Limits and in Practice*, in: **Nanoelectronics and Information Technology**, by R. Waser (Ed.) (Wiley 2012)





"If one constructs the automaton (A) correctly, then any additional requirements about the automaton can be handled by sufficiently elaborated instructions. This is only true if A is sufficiently complicated, if it has reached a certain minimum of complexity" (J. von Neumann)





Von Neumann threshold

'Minimal' Turing Machine

Solution 1-bit ALU example – simple Turing Machine model





The minimal ALU does 2²=4 operations on two 1-bit X and Y: Operation 1: X AND Y Operation 2: X OR Y Operation 3: (X+Y) Operation 4: (X+(NOT Y))

SRC[®] Minimal Turing Machine





[•] System Constraint on Minimum Energy per Bit

$$\Pi_{syst} = (1 - \Pi_{err})^{N}$$
The probability that all N switches
in a circuit work correctly
$$\Pi_{syst} > \Pi_{crit} \text{ e.g., } 0.5 \text{ lower boundary}$$

$$\Pi_{err} = 1 - \Pi_{crit}^{\frac{1}{N}} = 1 - 2^{-\frac{1}{320}} = 0.002$$

$$Heisenberg$$

$$\Pi_{err} = \exp(-\frac{E_b}{kT}) + \exp(-\frac{2\sqrt{2m}}{\hbar}a\sqrt{E_b}) - \exp(-\frac{\hbar E_b + 2akT\sqrt{2mE_b}}{\hbar kT})$$



Sc Charge based computing: A Summary





A difficult problem for continuing scaling: The Power/Heat Barrier



New ICT principles for greater energy efficiency needs to be discovered

Benchmark capability μ (IPS) as a function of β (bit/s)



Estimates of computational power of human brain:

Binary information throughput:

 β ~10¹⁹ bit/s Gitt W, "information - the 3rd fundamental quantity", Siemens Review 56 (6): 36-41 1989 (Estimate made from the analysis of the

control function of brain: language, deliberate movements, informationcontrolled functions of the organs, hormone system etc.

<u>Number of instruction per second</u> $\mu \sim 10^8$ MIPS

H. Moravec, "When will computer hardware match the human brain?"J. Evolution and Technol. 1998. Vol.1

(Estimate made from the analysis brain image processing)

What can we learn about information processing from Nature?

A Thought System: Ultimate Connectivity: Internet of Nanothings

IoT Grand Challenges

I. Giga-Nano-Tera (Billions of Nanosystems connected in a THz-network)

II. Exa-DataCenters: Semiconductor Technologies for Big Data (Radically new energy-efficient technologies for storing and analyzing massive volumes of data)



World's technological installed Hilbert and Lopez, Science (2011) 332 pp. 60-65 capacity to store information



Storage Needs in 2040



Radical Departures from current baseline technologies may be needed to address the exponential growth in the storage needs

Global Silicon Wafer Supply Trend



Is there enough silicon to support the major tectonic plate shift in the Informational Crust?

Example I: DNA Memory

Sciencexpress

16 August 2012

Next-Generation Digital Information Storage in DNA

George M. Church,^{1,2} Yuan Gao,³ Sriram Kosuri^{1,2*}

¹Department of Genetics, Harvard Medical School, Boston, MA 02115, USA. ²Wyss Institute for Biologically Inspired Engineering, Boston, MA 02115, USA. ³Department of Biomedical Engineering, Johns Hopkins University, Baltimore, MD 21205, USA.

*To whom correspondence should be addressed. E-mail: sri.kosuri@wyss.harvard.edu

Researchers **stored an entire genetics textbook** in less than a picogram of DNA one trillionth of a gram — an advance that could revolutionize our ability to save data.

5.27×10⁶ bit



DNA memory can be stable ~ 100y+

HARDWARE: Agilent Oligo Library Synthesis microarray platform

- Agilent Technologies, a spin-off of Hewlett-Packard (1999), originally a semiconductor company, which became now a global company offering products & services in communications, electronics, semiconductor, test and measurement, life sciences and chemical analysis industries.
 - Example of a successful convergence of semiconductor and bio industries

Recent Disclosures of DNA Memory Capability II

7 FEBRUARY 2013 | VOL 494 | NATURE



Towards practical, high-capacity, low-maintenance information storage in synthesized DNA

Nick Goldman¹, Paul Bertone¹, Siyuan Chen², Christophe Dessimoz¹, Emily M. LeProust², Botond Sipos¹ & Ewan Birney¹





Agilent Technologies

All **154 of Shakespeare's sonnets** and **audio clip** from Martin Luther King's famous "I have a dream" speech, were encoded in DNA by a **EMBL & Agilent** team



The team projects that, based on the current progress in DNA read and write technologies, this technique could be scaled up to store all of the data in the world.





Given:	
Memory:	9.6 Mbit
Power:	10 ⁻¹³ W
Task time*:	2400s=40min

Simplifying Assumption:

The entire DNA information content is read and written at least once during one cell division cycle

Characteristic access time per bit:

DNA memory µsystem



$$t_{bit} \sim \frac{2400}{2 \cdot 9.6 \cdot 10^6} \sim 100 \,\mu s$$

Characteristic energy per bit (system-level): E

$$E < \frac{10^{-13}W \cdot 2400s}{2 \cdot 9.6 \cdot 10^6} = 2.5 \cdot 10^{-17} \frac{J}{bit}$$

Characteristic energy per bit (system-level): $P_{DNA} < \frac{1.4 \cdot 10^{-13}}{2.4 \cdot 10^{-3}} = 5.8 \cdot 10^{-11}$

DNA-Inspired Memory (On-Going Project with Micron Technology)

DNA-inspired memory

- DNA volumetric memory density far exceeds (1000x) projected ultimate electronic memory densities
- Potential for very <u>low-energy</u> memory access
- **Goal:** Demonstrate a miniaturized, on-chip integrated DNA storage

		P P		A CALC AT CALC CALC
	HardDiskDrive	NAND flash	DRAM	DNA in cell
Read/Write latency	3-5 ms/bit	~100µs/bit	<10 ns/bit	<100µs/bit
Endurance (cycles)	unlimited	10 ⁴ -10 ⁵	unlimited	unlimited
Retention	>10 years	~10 years	64 ms	>10 years
ON power (W/GB)	~0.04	~0.01-0.04	0.4	<10 ⁻¹¹
Aerial Density	~ 10 ¹¹ bit/cm ²	~ 10 ¹⁰ bit/cm ²	~ 10 ⁹ bit/cm ²	n/a
Volumetric Density	n/a	10 ¹⁶ bit/cm ³	~10 ¹³ bit/cm ³	10 ¹⁹ bit/cm ³



- All data about structure and operation of a living cell are stored in the long DNA molecule
 - Nonvolatile memory
- DNA coding uses a **base-4** (quaternary) system
 - The information is encoded digitally by using four different molecular fragments, to represent a state: adenine (A), cytonine (C), guanine (G), and thymine (T).



DNA memory operations READ

- *Multi-access capability* by distinct computing units

WRITE

Vertical gene transfer - exact copying of the parental DNA

Lateral (horizontal) gene transfer :

- (1) direct uptake ('swallowing') of a naked DNA by a cell,
- (2) by a virus,
- (3) by direct physical contact between two cells.

Nature Has Been Processing Information for a Billion Years

Our studies show that the Si- μ Cell cannot match the Bio- μ Cell in the density of memory and logic elements, nor operational speed, nor operational energy:

Memory:	1000x more Lower-hanging fruit?		
Logic:	>10x more		
Power:	1000,000x le	SS	
Algorithmic	efficiency:	1000x more	
Storage Needs in 2040





BigData Communication Challenge

Example: Fiber optic cables technology

~2×10²⁴ bit 24 Tbit/s

3000 years

To be completed in 2016:

24 Tbit/s

Close to practical limits of current communication technologies





Conclusions



- ICT and Energy devices have a common soul
 - The universal principle of operation of all these elements is the creation and management of charge separation
 - Controllable energy barriers is a fundamental component in all ICT & Energy devices
- Memory and Communication are the main factors of energy consumption by ICT rather than Logic
- We suggest that inspiration for future ultra-low energy ICT can be derived from organic systems, i.e., at the intersection of chemistry, biology, and information processing



- Memory access is the most severe limiting factor of SiμCell Computer.
 - not enough nonvolatile memory bits
 - Memory access to support computations takes too much energy
- Organizing solid-state memory in cross-bar arrays, while an elegant solution at larger scale, but it contributes to excessive energy dissipation due to line charging during R/W access.
 - Access to the DNA memory is array-less and can be viewed as similar to access to tape or hard disc drive.
 - Multiple W/R heads for independent access
- Desirable attributes for future memory technology
 - Array-less organization for energy minimization
 - Multiple R/W heads for independent access
 - Moving atoms for ultimate density (~ 1nm memory elements)
 - Example: the IBM 'Millipede'







Storage medium on MEMS scanner